

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**


Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

## **IMAGES ARE BEST AVAILABLE COPY.**

As rescanning documents *will not* correct images,  
Please do not report the images to the  
Image Problem Mailbox.



## FIGURE 1




Figure 2




Figure 3




Figure 4




Figure 5




Figure 6

280

Offset	Register	Description
0	ISR	Interrupt Status Register
4	IER	Interrupt Enable Register
8	IER_set	Each bit written as one will set the corresponding bit in IER
C	IER_clr	Each bit written as one will clr the corresponding bit in IER
10	FIR	Force Interrupt Register
14	FIR_set	Each bit written as one will set the corresponding bit in FIR
18	FIR_clr	Each bit written as one will clr the corresponding bit in FIR
1C	IMX	Interrupt Mux Register ('1/0' Routes interrupt to nFIQ/nIRQ)
20	IMX_set	Each bit written as one will set the corresponding bit in IMX
24	IMX_clr	Each bit written as one will clr the corresponding bit in IMX
28	VIR	Read only Valid Interrupt Register for nIRQ
2C	FVIR	Read only Fast Valid Interrupt Register for nFIQ

282  
284

Figure 7

Bit	Description
0	USB
1	UART A
2	UART B
3	External
4	USB Fast
5	Not Defined (CIF)
6	Not Defined
7	Not Defined (Keyboard)
8	EIDE 1
9	EIDE 2
A	Not Defined
B	Not Defined
C	Not Defined
D	Timer 2
E	Timer 1
F	Not Defined
10	USB Reset
11	AC
12	Timer 1
13	Timer 2
31:14	Not Defined

Figure 8

Interrupt Controller	CF00:1000	RO	32b	Valid interrupt Status for CPU (primary)	00000000
VIRQ_CPU	CF00:1004	RO	32b	Valid interrupt Status for COP (secondary)	00000000
VIRQ_COP	CF00:1008	RO	32b	FIQ Valid interrupt Status for CPU (primary)	00000000
VFIQ_CPU	CF00:100C	RO	32b	FIQ Valid interrupt Status for COP (secondary)	00000000
VFIQ_COP	CF00:1010	RO	32b	Latched interrupt Status Register (HW)	00000000
ISR (read-only)	CF00:1014	RO	32b	Forced interrupt Status Register (SW)	00000000
FIR (read-only)	CF00:1018	RO	32b	Force interrupt Register Set	00000000
FIR SET	CF00:101C	set	32b	Force interrupt Register Clear	00000000
FIR CLR (read-only)	CF00:1020	RO	32b	Enabled interrupt Source for CPU	00000000
CPU_IER_SET	CF00:1024	set	32b	Set interrupt Source for CPU	00000000
CPU_IER_CLR	CF00:1028	clr	32b	Clear interrupt Source for CPU	00000000
CPU_ISP_CLASS	CF00:102C	RW	32b	CPU's interrupt Enable Priority Class (FIQ/IRQ)	00000000
COP_IER_SET (read-only)	CF00:1030	RO	32b	Enabled interrupt Source for COP	00000000
COP_IER_CLR	CF00:1034	set	32b	Set interrupt Source for COP	00000000
COP_IER_SET	CF00:1038	clr	32b	Clear interrupt Source for COP	00000000
COP_IER_CLR	CF00:103C	RW	32b	COP's interrupt Enable Priority Class (FIQ/IRQ)	00000000
DMA_STATUS	CF00:1040	RO	32b	DMA interrupt Source Status	00000000

Figure 9A

IRQ20	IRQ20	IRQ19	IRQ18	IRQ17	IRQ16	IRQ15	IRQ14	IRQ13	IRQ12	IRQ11	IRQ10	IRQ9	IRQ8	IRQ7	IRQ6	IRQ5	IRQ4	IRQ3	IRQ2	IRQ1	IRQ0
IRQ21	IRQ20	IRQ19	IRQ18	IRQ17	IRQ16	IRQ15	IRQ14	IRQ13	IRQ12	IRQ11	IRQ10	IRQ9	IRQ8	IRQ7	IRQ6	IRQ5	IRQ4	IRQ3	IRQ2	IRQ1	IRQ0
FIQ20	FIQ20	FIQ19	FIQ18	FIQ17	FIQ16	FIQ15	FIQ14	FIQ13	FIQ12	FIQ11	FIQ10	FIQ9	FIQ8	FIQ7	FIQ6	FIQ5	FIQ4	FIQ3	FIQ2	FIQ1	FIQ0
FIQ21	FIQ20	FIQ19	FIQ18	FIQ17	FIQ16	FIQ15	FIQ14	FIQ13	FIQ12	FIQ11	FIQ10	FIQ9	FIQ8	FIQ7	FIQ6	FIQ5	FIQ4	FIQ3	FIQ2	FIQ1	FIQ0
ISR20	ISR20	ISR19	ISR18	ISR17	ISR16	ISR15	ISR14	ISR13	ISR12	ISR11	ISR10	ISR9	ISR8	ISR7	ISR6	ISR5	ISR4	ISR3	ISR2	ISR1	ISR0
FIR21	FIR20	FIR19	FIR18	FIR17	FIR16	FIR15	FIR14	FIR13	FIR12	FIR11	FIR10	FIR9	FIR8	FIR7	FIR6	FIR5	FIR4	FIR3	FIR2	FIR1	FIR0

Figure 9B

[9A][9B]